Micro and Nano- Electronics Reliability Classical approach and new trends



Part 3 - Packaging and assemby reliability Metallisations

iut geii *BORDEAUX

Microelectronics Reliability: Part 3 Hélène Frémont



Chip-Package connection

- Wire bond techniques
 Tape Automatic bondir
- Tape Automatic bonding Flip-Chip >



iut geii *Bordeaux

Microelectronics Reliability: Part 3 Hélène Frémont

université *BORDEAUX ims

Wire-bonding

- · Connections are made from the chip to the pad frame via thin wires \succ Typically 100x100 μm metal pads on 200 μm pitch
 - > Mechanical bonding of one pin at a time (sequential)
- · The Wires materials : low resistivity alloys or doped metals Gold and Aluminum
 - Copper and Silver
- Typically 25 µm diameter for logic devices



Wedge Bonding Microelectronics Reliability: Part 3 Hélène Frémont université *BORDEAUX iut gei ims

Gold wire-bonding



http://www.buf-bonding.de



Microelectronics Reliability: Part 3 Hélène Frémont





Wedge-wedge Aluminium wire-bonding



université *BORDEAUX

http://www.buf-bonding.de



Microelectronics Reliability: Part 3 Hélène Frémont ims

Other examples



Wire-bonding : drawbacks

Slow process

- > One pin at a time ; 4 to 10 wires per second
- Pads limited to the chip periphery
- Low pad density and reduced pad pitch
- > Up to approximately 500 pads
- Electrical limitations
 - High inductance (~1nH) of wires (~10nH plus pins)
 - Crosstalk between adjacent wires



Microelectronics Reliability: Part 3 Hélène Frémont



Chip To Package Interconnection : Tape Automated Bonding



iut gell

Microelectronics Reliability: Part 3 Hélène Frémont /



Chip To Package Interconnection : Tape Automated Bonding



Tape-automated bonding (TAB) is a process that places bare integrated circuits onto a flexible printed circuit board (FPC) by attaching them to fine conductors in a polyamide or polyimide film, thus providing a means to directly connect to external circuits

TAB was created as an alternative to wire bonding and finds common use by manufacturers in LCD display driver circuits.[3]

iut geli *BORDEAUX

Microelectronics Reliability: Part 3 Hélène Frémont



TAB





iut geli *BORDEAUX

- Interconnections patterned on a multilayer polymer tape.
- Tape positioned above the `bare die' so that the metal tracks (on the polymer tape) correspond to the bonding sites on the die
- · Advantages over wire bonding
- Smaller and closer pads
 higher density, up to 850 pins
 Better electrical characteristics
- Faster procedure but more expensive machinery

Microelectronics Reliability: Part 3 Hélène Frémont



Chip-package connection : Flip-Chip

- The chip is "soldered" to the package substrate using the solder balls "bumps" that have been grown over the die pads
- Flip-chip is currently the preferred process for high-end integrated circuits
- High frequency of operation, small size and/or many I/O pins





Microelectronics Reliability: Part 3 Hélène Frémont



Chip-package connection : Flip-Chip

- Advantages
 - Improved density: pad pitch and size is not better than in wire bonding, but I/O pads can be distributed all over the die, not just in the borders
 - Reduced inductance (~0.1 nH) due to the elimination of wires and better power/ground behavior
 - > Faster process, all the pads are soldered at the same time
- · Some drawbacks
 - Alignment is critical (and blind), although there is some tolerance due to its self-alignment property
 - Mechanical stress due to different thermal expansion coefficients of the silicon and the package substrate





 Lau JH, Recent Advances and New Trends in Filp Chip Technology. ASME. J. Electron. Packag. Lé 2016;138(3):030802-030802-23.i:10.1115/1.4034037



 Lau JH. Recent Advances and New Trends in Flip Chip Technology. ASME. J. Electron. Packag. 14 2016;138(3):030802-030802-23.i:10.1115/1.4034037



Chip-Package connection reliability: focus on wire bond

Failure modes Failure mechanisms Case studies



 Microelectronics Reliability: Part 3
 Université

 "BORDEAUX
 Hélène Frémont
 "BORDEAUX"

Chip to package interconnection : wire bonding





Analysis performed by Bernard PLANO - IMS

iut geii *BORDEAUX Microelectronics Reliability: Part 3 Hélène Frémont

Chip to package interconnection : wire bonding





Chip to package interconnection : wire bonding

Microelectronics Reliability: Part 3 Hélène Frémont

Chip to package interconnection: wire bonding

Microelectronics Reliability: Part 3

Hélène Frémont

iut geli *BORDEAUX

iut geli *BORDEAUX

10Pm WD

Université BORDEAUX

iut gell

iut geii *BORDEAUX

Analysis performed by Bernard PLANO - IMS

ims

Analysis performed by Bernard PLANO - IMS

ims

Université *BORDEAUX

Chip to package interconnection : wire bonding



Analysis performed by Bernard PLANO - IMS

Analysis performed by Bernard PLANO - IMS

ims

Université BORDEAUX 22

université *BORDEAUX

4

ims

Microelectronics Reliability: Part 3 Hélène Frémont iut geii *Bordeaux ims



Chip to package interconnection : wire bonding

Microelectronics Reliability: Part 3 Hélène Frémont

Wire bond failure modes

Figure 2. C

Case Studies of Metallurgical Failure Mechanisms in Microelectronics -R. Haythornthwaite Chipworks Inc

Microelectronics Reliability: Part 3

Hélène Frémont

Wire bond has to make electrical connection R increases up to open circuits

Université *BORDEAUX

Wire bond failure mechanisms

Causes	Mechanisms
Temperature	Intermetallic compounds growth
Moisture	Corrosion
Contaminants	Break of the wire
Thermal-mechanical effects	

Intermetallic compounds

· IMC is a class of substances composed of definite proportions of two or more elemental metals

· Intermetallic compounds are often simply called 'alloys', although this is a poor description

Intermetallic compounds are generally brittle and have a high melting point.
The Intermetallic Compounds formation occurs between solder and metallization pad



another.

Kirkendall voids.

iut gei

Microelectronics Reliability: Part 3 Hélène Frémont

Intermetallic Creation and Growth

Microelectronics Reliability: Part 3

Hélène Frémont

ims

. The diffusion rates are a function of temperature.





http://nepp.nasa.gov/wirebond/intermetallic_creation_and_growt.htm









Intermetallic in solder balls: examples



Intermetallic Creation and Growth Au/Al wire bonds

• For the Au/Al bonding case, there are five different intermetallic compounds that can form.

 These intermetallic compounds are always present in Au/Al bonds and should not be associated with the cause of weak bonds.

 Their appearance and location can often be indicators of the conditions and
results of the bonding event (incomplete bonds and contaminated bond materials for example).

 Excessive Kirkendall voiding can result in out-of-tolerance wire bond resistance and weakened wire bonds.

http://nepp.nasa.gov/wirebond/intermetallic_creation_and_growt.htm

iut geii *BORDEAUX	Microelectronics Reliability: Part 3 Hélène Frémont	
-----------------------	--	--

Intermetallic Creation and Growth Au/Al wire bonds



SEM, SE image of the underside of a typical gold ball after removal from a bondpad. Light areas are regions of

C.D. Breach, F. Wul. / Microelectronics Reliability 44 (2004) 973–981

université *BORDEAUX iut geii *BORDEAUX Microelectronics Reliability: Part 3 Hélène Frémont ims

Case Studies of Metallurgical Failure Mechanisms in Microelectronics –R. Haythornthwaite Chipworks Inc





