


Micro and Nano- Electronics Reliability Classical approach and new trends

Part 3 - Packaging and assembly reliability



Definitions



Layout

- Introduction
- Technological considerations
- Degradation mechanisms (focus on Pem)
 - General mechanisms
 - New mechanisms
- Reliability evaluation
 - Tests
 - “Physics of Failure” approach
- Conclusion

Packaging functions

Signal Distribution

→ Topologic and electromagnetic considerations

Power Distribution

→ Structural, material and electromagnetic considerations


Thermal Dissipation

→ Structural, and material considerations

Protection



→ Mechanical, chemical and electromagnetic of components and interconnections

Mounting technologies and case types Pin through hole mounting




SIP and ZIP : « Single et Zigzag In line Package »
Leads only on 1 side on the case

DIP : « Dual in line package »
Leads on both sides




• PGA : « Pin Grid Array »
leads distributed above the case

Case evolution




Mounting technologies and case types SMD Surface Mounted Devices

SOP : Small Outline Package









QFP : Quad FlatPack

CC : Chip carrier




BGA : Ball Grid Array






SiP

"System in Package is characterized by any combination of more than one active electronic component of different functionality plus optionally passives and other devices like MEMS or optical components assembled preferred into a single standard package that provides multiple functions associated with a system or sub-system."




NXP



Freescale

Examples



Examples







Fig. 2. Schematic view of a Multi-stack Package (MSP)


S. Y. Yang et al. / Microelectronics Reliability 46 (2006) 1904–1909




Technologic model of a leaded package




Technologic model of a BGA



Failure mechanisms in packages and assemblies



General degradation mechanisms



Plastic packages issues


Stresses in Plastic encapsulated devices

Sources

- Encapsulation
- Soldering on substrate
- Thermal cycling and gradients
- Moisture Absorption

Associated Failures

- Deformation of metallizations
- Corrosion
- Interfacial delamination
- Depolymerization of plastic
- Cracks in the plastic



Prevention

- Prediction by modelling and simulation
- ATC (assembly test chip) measurements

Corrosion (Chemical)

• Physico-chemical transformation of materials with "loss" of (useful) material

- Intrinsic: functional materials
- "Semi-intrinsic": residue from manufacturing processes
- Extrinsic: contribution and influence of environmental species
 - purple plague + Kirkendall catalyzed by H₂O and halogens
 - galvanic corrosion in the presence of water
 - redox
 - oxidation
 - other chemical reactions (eg salt media)

• Main victims: metallizations

- On-Chip Interconnect
- Intra-case
- External Connections: assembly and interconnection

• Locations :

- Surface (oxidation)
- Where protection is deficient
- At interfaces

Kinetics and impact vary widely depending on:
Materials | Medium
Protections

Failure mechanisms linked to plastic package

→ **Corrosion** (Chemical or electro-chemical degradation of metallization)

Cause : contaminants

Influent factors : temperature, humidity, electrical field

Test methods : hot moisture with or without bias

Tests at 85°C/85%RH

THB (temperature humidity bias) idem + inverse biasing

HAST (high accelerated stress test), 100 to 175°C ; RH 50 to 85%.

Oxidation in moist atmosphere

Eyring's law

$$t_{\text{corr}} = A(RH)^n e^{\frac{E_a}{kT}}$$

$E_a \approx 0.9 \text{ eV}$ (usual materials)



$n \approx -3$ (empirical)

depends on:

- materials
- geometry
- criterion

Remarks : - is empirically used for life times

- false for RH < 20% or RH → 100%



Galvanic corrosion

Water + pollutant :
S, SO₂, SO₃

redox couples :
Fe³⁺/Fe²⁺ (0.77V)
Cu²⁺/Cu (0.34 V)
H₃O⁺/H₂O (0.00 V)
...

• electrolytical corrosion

- Complex and multiple phenomena
- Big influence of pollutants (acides, H₂, N₂...)

Howard model

$$t_{cor} = \frac{w^2 h \ln_c \gamma F_T \rho_{elec}}{m V t_{elec}}$$

rem : difficult to apply because of lack of control

iut ge
BORDEAUX

Microelectronics Reliability: Part 3
Hélène Frémont

universit 
BORDEAUX
ims

25

Failure mechanisms linked to plastic package

➔ **Interfacial cracking and delamination**

Cause : Thermal - mechanical stresses
Influent factors : temperature and moisture
Test methods : Thermal cycles or shocks with moisture preconditionning

iut ge
BORDEAUX

Microelectronics Reliability: Part 3
H l ne Fr mont

universit 
BORDEAUX
ims

27

Failure mechanisms linked to plastic package

➔ **Metallisation deformations**

maximum at the IC edges
increase with IC size

Cause : Thermal - mechanical stresses
Influent factor : temperature
Test methods : Thermal cycles

➔ **Plastic depolymerization (liquefaction)**

Mechanism starting at high temperatures
(190 to 230  C for epoxies and 260 C for silicones)

Cause : breakage of polymer bonds
Influent factor : temperature
Test methods : temperature re-bake

iut ge
BORDEAUX

Microelectronics Reliability: Part 3
H l ne Fr mont

universit 
BORDEAUX
ims

26

Moisture influence on delamination

Fig. 1: Typical failure after MSL preconditioning reflow

Fig. 5: The observed crack along the substrate-solder resist interface (1 = molding compound, 2 = solder resist, 3 = substrate.)

Coefficient of moisture expansion taken into account

Characterization and Modelling of Moisture Driven Interface Failures M.A.J. van Gils, et al ESREF 2004


iut ge
BORDEAUX

Microelectronics Reliability: Part 3
H l ne Fr mont

universit 
BORDEAUX
ims

28



Moisture influence on delamination: pop corn effect



➔ Major issue during reflow process

Emerging technologies issues

Moisture influence on delamination: pop corn effect




Analysis by Bernard PLANO - IMS

Automotive packaging roadmap

(Source: Trends in Automotive Packaging 2018, Yole Développement, November 2018)

	Current advanced packaging technologies	Future technologies	Market drivers
Radar	Fan-Out	Flip chip (FC)/ Multi-die WLCSP (Fan in)	Integration cost
CIS	Organic packages Ceramic packages	Organic packages* Ceramic packages**	*Number of cars that adopt CMOS Image Sensor (CIS) for ADAS sensors **Numbers of CIS in a car, high-end market grows faster
Power	Cu wire	Cu clip (or thicker Cu wire)	Cooling
Power	Quad Flat No-leads package (QFN)(Low/mid power) Power Module (high power)	FC in QFN Side to side chip in QFN Embedded die	Cooling Integration Foot print Thermal management Reliability
MEMS	QFN	More semi-open cavities Shielding QFN Wettable flanks	Sensitivity hermetic
Substrate	Standard substrate High Density Interconnect (HDI) board	Through hole Embedded die LS Connection layers	Integration Thermal management



Technological variations

Applications for New Materials

➤ In this decade most if not all packaging materials will change due to changing functional and regulatory requirements

- Bonding wire
- Molding compounds
- Underfill
- Thermal interface materials
- Die attach materials
- Substrates
- Solder

- Rapid evolution
- Less process control

TIPS

ITRS Winter Conference 2017 Kamakura, Japan 11

iut ge// BORDEAUX *Microelectronics Reliability: Part 3*
H l ne Fr mont universit  BORDEAUX
ims 35

Technology evolution: worsening the stresses

- At Chip level
 - Dimension increase
 - Diversification of functions (SoC)
 - Higher power density
 - Higher frequencies
 -
- At package and assembly levels
 - Densification of internal interconnections (SiP)
 - Juxtaposition of RF, analog, digital and power blocks,
 - New material (lead free solders)
 - More aggressive processes (PoP)
 - New dimensions of stresses (3D)

Memory (tested, burned-in) ASIC Cu Heat Spreader Passive

1.0 - 1.5 mm BGA Pitch High Density Build-up Substrate

iut ge// BORDEAUX *Microelectronics Reliability: Part 3*
H l ne Fr mont universit  BORDEAUX
ims 34

Technology evolutions + Harsh environment : Increasing the risks

- Thermal Effects
 - Thermal Gradients within the chip (SoC)
 - Thermal Gradients within the package (SiP)
 - Close to « Power electronics » problems
- Specific components
 - Passive (capacitive, inductive structures...)
 - Specific Quality/Reliability requirements
- Mechanical stresses
 - Third dimension
 - Multiple and miscellaneous interfaces
- EMC

Qualification / reliability tests still adapted ?


iut ge// BORDEAUX *Microelectronics Reliability: Part 3*
H l ne Fr mont universit  BORDEAUX
ims 36

Probable critical mechanisms

- Electromigration
 - Interconnection (Cu) on chip (SoC) : high power consumption
 - Vias and interconnections on intermediate PCB (PoP)
 - Lead free bumps in flip-chip
- Intermetallics
 - Lead free
- Thermal-mechanical effects
 - Gradients
 - « 3D Effects »

Some tracks for reliability control of electronic systems

- Selection of relevant technologies
- Design for reliability (IC, Board systems)
- In situ structures for stress detection and measurements
- Development of accurate failure mechanisms models
- Role of FE simulation: multiphysics
- Mixed models
- Reliability active monitoring (for systems)



Probable critical mechanisms

