



## Jeu d'instructions du $\mu P$ Motorola 6809 :

OP : OPérande

~ : nombre de cycles

# : nombre d'octets de l'instruction

Instruction	Forme	Addressing Modes															Description	S	H	Z	V	C	
		Immediate			Direct			Indexed			Extended			Inherent									
		Op	-	#	Op	-	#	Op	-	#	Op	-	#	Op	-	#							
ABX															3A	3	1	B ← X - X (Unsigned)	*	*	*	*	*
ADC	ADCA ADCB	80 C9	2 2	2 2	90 D9	4 4	2 2	A9 E9	4+ 4+	2+ 2+	B9 F9	5 5	3 3					A ← M + C - A B ← M + C - B	1	1	1	1	1
ADD	ADDA ADDB ADDD	88 CB C3	2 2 4	2 2 3	98 DB D3	4 4 6	2 2 2	AB EB E3	4+ 4+ 6+	2+ 2+ 2+	B8 FB F3	5 5 7	3 3 3					A ← M - A B ← M - B D ← M, M + 1 - D	1	1	1	1	1
AND	ANDA ANDB ANDCC	84 C4 1C	2 2 3	2 2 2	94 D4 04	4 4 4	2 2 2	A4 E4 04	4+ 4+ 4+	2+ 2+ 2+	B4 F4 04	5 5 5	3 3 3					A ← M - A B ← M - B CC ← IMM - CC	*	1	1	0	*
ASL	ASLA ASLB ASL														48 58	2 2	1 1		8	1	1	1	1
ASR	ASRA ASRB ASR														47 57	2 2	1 1		8	1	1	*	1
BIT	BITA BITB	85 C5	2 2	2 2	95 D5	4 4	2 2	A5 E5	4+ 4+	2+ 2+	B5 F5	5 5	3 3					Bit Test A (IM A A) Bit Test B (IM A B)	*	1	1	0	*
CLR	CLRA CLRB CLR														4F 5F	2 2	1 1	0 ← A 0 ← B 0 ← M	*	0	1	0	0
CMP	CMPA CMPB CMPD CMPS CMPU CMPX CMPY	81 C1 10 83 11 8C 83 8C 10 8C	2 2 5 5 5 5 5 5 5 5	~ 2 4 4 4 4 4 4 4 4	91 D1 10 93 11 9C 93 9C 10 9C	4 4 7 7 7 7 7 7 7 7	2 2 3 3 3 3 3 3 3 3	A1 E1 10 A1 11 AC A3 AC 10 AC	4+ 4+ 7+ 7+ 7+ 6+ 7+ 7+ 6+ 7+	2+ 2+ 3+ 3+ 3+ 2+ 3+ 3+ 2+ 3+	B1 F1 10 B3 11 BC B3 BC 10 BC	5 5 8 8 8 8 8 8 8 8	3 3 4 4 4 4 4 4 4 4			Compare M from A Compare M from B Compare M, M + 1 from D Compare M, M + 1 from S Compare M, M + 1 from U Compare M, M + 1 from X Compare M, M + 1 from Y	8	1	1	1	1		
COM	COMA COMB COM														43 53	2 2	1 1	A ← A B ← B M ← M	*	1	1	0	1
CWAI		3C	~20	2														CC ← IMM - CC Wait for interrupt					7
DAA															19	2	1	Decimal Adjust A	*	1	1	0	1
DEC	DECA DECB DEC														4A 5A	2 2	1 1	A ← A - 1 B ← B - 1 M ← M - 1	*	1	1	1	*
EOR	EORA EORB	88 CB	2 2	2 2	98 DB	4 4	2 2	A8 EB	4+ 4+	2+ 2+	B8 FB	5 5	3 3					A ← M - A B ← M - B	*	1	1	0	*
EXG	R1, R2														1E	8	2	R1 ↔ R2	*	*	*	*	*
INC	INCA INCB INC														4C 5C	2 2	1 1	A ← A + 1 B ← B + 1 M ← M + 1	*	1	1	1	*
JMP					0E	3	2	6E	3+	2+	7E	4	3					EA <sup>3</sup> ← PC	*	*	*	*	*
JSR					9D	7	2	AD	7+	2+	BD	8	3					Jump to Subroutine	*	*	*	*	*
LD	LDA LDB LDD LDS LDS LDX LDY	86 C6 LC 10 CE CE 8E 10 BF	2 2 3 4 3 3 3 4 4	2 2 3 4 3 3 3 4 4	96 D6 DC 10 DE DE 9E 10 9E	4 4 5 6 5 5 5 6 6	2 2 2 3 2 2 2 3 3	A6 F6 EC 10 EE EE AE 10 AE	4+ 4+ 5+ 6+ 5+ 5+ 5+ 6+ 6+	2+ 2+ 2+ 3+ 2+ 2+ 2+ 3+ 3+	B6 F6 FC 10 FE FE BE 10 BE	5 5 6 7 6 6 6 7 7	3 3 3 4 3 3 3 4 4			M ← A M ← B M, M + 1 ← D M, M + 1 ← S M, M + 1 ← U M, M + 1 ← X M, M + 1 ← Y	*	1	1	0	*		
LEA	LEAS LEAU LEAX LEAY							32 33 30 31	4+ 4+ 4+ 4+	2+ 2+ 2+ 2+								EA <sup>3</sup> ← S EA <sup>3</sup> ← U EA <sup>3</sup> ← X EA <sup>3</sup> ← Y	*	*	*	*	*

Instruction	Forms	Addressing Modes															Description	5 H	3 N	2 Z	1 V	0 C
		Immediate			Direct			Indexed <sup>1</sup>			Extended			Inherent								
		Op	-	#	Op	-	#	Op	-	#	Op	-	#	Op	-	#						
LSL	LSLA													48	2	1		*	1	1	1	1
	LSLB													56	2	1		*	1	1	1	1
	LSL				0B	6	2	6B	6+	2+	7B	7	3					*	1	1	1	1
LSR	LSRA													44	2	1		*	0	1	*	1
	LSRB													54	2	1		*	0	1	*	1
	LSR				04	6	2	64	6+	2+	74	7	3					*	0	1	*	1
MUL														30	11	1	A × B → D (Unsigned)	*	*	1	*	9
NEG	NEGA													40	2	1	A ← 1 - A	8	1	1	1	1
	NEGB													50	2	1	B ← 1 - B	8	1	1	1	1
	NEG				00	6	2	60	6+	2+	70	7	3				M ← 1 - M	8	1	1	1	1
NOP														12	2	1	No Operation	*	*	*	*	*
OR	ORA	8A	2	2	9A	4	2	AA	4+	2+	BA	5	3				A ∨ M → A	*	1	1	0	*
	ORB	CA	2	2	DA	4	2	EA	4+	2+	FA	5	3				B ∨ M → B	*	1	1	0	*
	ORCC	1A	3	2													CC ∨ IMM → CC					7
PSH	PSHS	34	5+	4	2												Push Registers on S Stack	*	*	*	*	*
	PSHU	36	5+	4	2												Push Registers on U Stack	*	*	*	*	*
PUL	PULS	35	5+	4	2												Pop Registers from S Stack	*	*	*	*	*
	PULU	37	5+	4	2												Pop Registers from U Stack	*	*	*	*	*
ROL	ROLA													49	2	1		*	1	1	1	1
	ROLB													49	2	1		*	1	1	1	1
	ROL				09	6	2	69	6+	2+	79	7	3					*	1	1	1	1
ROR	RORA													46	2	1		*	1	1	*	1
	RORB													56	2	1		*	1	1	*	1
	ROR				06	6	2	66	6+	2+	76	7	3					*	1	1	*	1
RTI														38	6	15	Return From Interrupt					7
RTS														39	5	1	Return from Subroutine	*	*	*	*	*
SBC	SBCA	82	2	2	92	4	2	A2	4+	2+	B2	5	3				A ← A - M	8	1	1	1	1
	SBCB	C2	2	2	D2	4	2	E2	4+	2+	F2	5	3				B ← A - M	8	1	1	1	1
SEX														10	2	1	Sign Extend B into A	*	1	1	0	*
ST	STA				97	4	2	A7	4+	2+	B7	5	3				A ← M	*	1	1	0	*
	STB				D7	4	2	E7	4+	2+	F7	5	3				B ← M	*	1	1	0	*
	STD				DD	5	2	ED	5+	2+	FD	6	3				D ← M M + 1	*	1	1	0	*
	STS				10	6	3	10	6+	3+	10	7	4				S ← M M + 1	*	1	1	0	*
	STU				0F	5	2	EF	5+	2+	FF	6	3				U ← M M + 1	*	1	1	0	*
	STX				9F	5	2	AF	5+	2+	BF	6	3				X ← M M + 1	*	1	1	0	*
	STY				10	6	3	10	6+	3+	10	7	4				Y ← M M + 1	*	1	1	0	*
					9F	5	2	AF	5+	2+	BF	6	3									
SUB	SUBA	80	2	2	90	4	2	A0	4+	2+	B0	5	3				A ← A - M	8	1	1	1	1
	SUBB	C0	2	2	D0	4	2	E0	4+	2+	F0	5	3				B ← A - M	8	1	1	1	1
	SUBD	83	4	3	93	6	2	A3	6+	2+	B3	7	3				D ← M M + 1 - D	*	1	1	1	1
SWI	SWI <sup>6</sup>													3F	19	1	Software Interrupt 1	*	*	*	*	*
	SWI <sup>6</sup>													10	20	2	Software Interrupt 2	*	*	*	*	*
	SWI <sup>6</sup>													11	20	1	Software Interrupt 3	*	*	*	*	*
	SWI <sup>6</sup>													3F	20	1	Software Interrupt 3	*	*	*	*	*
SYNC														13	2	4	Synchronize to Interrupt	*	*	*	*	*
TFR	R1 R2													1F	6	2	R1 ← R2 <sup>2</sup>	*	*	*	*	*
TST	TSTA													4D	2	1	Test A	*	1	1	0	*
	TSTB													5D	2	1	Test B	*	1	1	0	*
	TST				0D	6	2	6D	6+	2+	7D	7	3				Test M	*	1	1	0	*

Instruction	Forms	Addressing Mode			Description	S	H	Z	V	C
		Relative				H	N	Z	V	C
		OP	-	#						
BCC	BCC LBCC	24	3	2	Branch C = 0	*	*	*	*	*
		10	5i6i	4	Long Branch C = 0	*	*	*	*	*
		24								
BCS	BCS LBCS	25	3	2	Branch C = 1	*	*	*	*	*
		10	5i6i	4	Long Branch C = 1	*	*	*	*	*
		25								
BEQ	BEQ LBEQ	27	3	2	Branch Z = 0	*	*	*	*	*
		10	5i6i	4	Long Branch Z = 0	*	*	*	*	*
		27								
BGE	BGE LBGE	2C	3	2	Branch $\geq$ Zero	*	*	*	*	*
		10	5i6i	4	Long Branch $\geq$ Zero	*	*	*	*	*
		2C								
BGT	BGT LBGT	2E	3	2	Branch > Zero	*	*	*	*	*
		10	5i6i	4	Long Branch > Zero	*	*	*	*	*
		2E								
BHI	BHI LBHI	22	3	2	Branch Higher	*	*	*	*	*
		10	5i6i	4	Long Branch Higher	*	*	*	*	*
		22								
BHS	BHS LBHS	24	3	2	Branch Higher or Same	*	*	*	*	*
		10	5i6i	4	Long Branch Higher or Same	*	*	*	*	*
		24								
BLE	BLE LBLE	2F	3	2	Branch $\leq$ Zero	*	*	*	*	*
		10	5i6i	4	Long Branch $\leq$ Zero	*	*	*	*	*
		2F								
BLO	BLO LBLO	25	3	2	Branch lower	*	*	*	*	*
		10	5i6i	4	Long Branch Lower	*	*	*	*	*
		25								

Instruction	Forms	Addressing Mode			Description	S	H	Z	V	C
		Relative								
		OP	-	#						
BLS	BLS	23	3	2	Branch Lower or Same	*	*	*	*	*
	LBLS	10	5i6i	4	Long Branch Lower or Same	*	*	*	*	*
		23								
BLT	BLT	2D	3	2	Branch < Zero	*	*	*	*	*
	LBLT	10	5i6i	4	Long Branch < Zero	*	*	*	*	*
		2D								
BMI	BMI	2B	3	2	Branch Minus	*	*	*	*	*
	LBMI	10	5i6i	4	Long Branch Minus	*	*	*	*	*
		2B								
BNE	BNE	26	3	2	Branch Z ≠ 0	*	*	*	*	*
	LBNE	10	5i6i	4	Long Branch Z ≠ 0	*	*	*	*	*
		26								
BPL	BPL	2A	3	2	Branch Plus	*	*	*	*	*
	LBPL	10	5i6i	4	Long Branch Plus	*	*	*	*	*
		2A								
BRA	BRA	20	3	2	Branch Always	*	*	*	*	*
	LBRA	16	5	3	Long Branch Always	*	*	*	*	*
BRN	BRN	21	3	2	Branch Never	*	*	*	*	*
	LBHN	10	5	4	Long Branch Never	*	*	*	*	*
		21								
BSR	BSR	8D	7	2	Branch to Subroutine	*	*	*	*	*
	LBSR	17	9	3	Long Branch to Subroutine	*	*	*	*	*
BVC	BVC	2B	3	2	Branch V = 0	*	*	*	*	*
	LBVC	10	5i6i	4	Long Branch V = 0	*	*	*	*	*
		2B								
BVS	BVS	29	3	2	Branch V = 1	*	*	*	*	*
	LBVS	10	5i6i	4	Long Branch V = 1	*	*	*	*	*
		29								